

# LIQUID CRYSTAL DISPLAY DEVICE WITH MULTI-TIMING CONTROLLER

## BACKGROUND OF THE INVENTION

5

### Field of the Invention

This invention relates to a liquid crystal display device, and more particularly to a liquid crystal display device including a multi-timing controller that produces a timing signal according to each display standard from a control signal according to various standards to drive the liquid crystal display device.

### 15 Description of the Related Art

Generally, a liquid crystal display device has an inherent resolution corresponding to the number of integrated pixels, and has a higher resolution as its dimension becomes larger. In order to display a high quality of picture, makers of the liquid crystal display device increases a pixel integration ratio within a liquid crystal panel between liquid crystal display devices with same dimension to differentiate the resolution.

25

The standards of the image signal and the control signals under circumstance of a personal computer, etc. including the liquid crystal display device along with the resolution are set by the Video Electronics Standard Association (VESA) on February, 1989.

The typical standards of displays being commercially available in the current display industry include DOS

Mode(640 × 350, 640 × 400, 720 × 400), VGA(640 × 400),  
SVGA(800 × 600), XGA(1024 × 768), SXGA(1280 × 1024) and  
UXGA(1600 × 1200) Modes, etc.

5 The LCD has a resolution fixed by the number of arranged pixels and hence requires image signals corresponding to a resolution of the liquid crystal display panel and control signals thereof from the system. Accordingly, the system converts image signals and control signals corresponding  
10 to various display standards into image signals and controls signals complying with a resolution and a display standard of the LCD using a scaler chip and the like to apply the same to the LCD.

15 Fig. 1 is a block diagram showing a configuration of the conventional LCD. In Fig. 1, an interface part 10 receives a data (RGB data) and control signals (e.g., an input clock, a horizontal synchronizing signal, a vertical synchronizing signal and a data enable signal) to apply them to a timing controller 12. A low voltage differential signal (LVDS) interface and a transistor transistor logic (TTL) interface are largely used for a data and control signal transmission to the driving system. Such interfaces are integrated into a single chip along with the timing controller 12 by collecting each function of them.  
20  
25

The timing controller 12 takes advantages of a control signal inputted via the interface part 10 to produce control signals for driving a data driver 18 consisting of a plurality of drive IC's (not shown) and a gate driver consisting of a plurality of gate drive IC's (not shown).  
30 Also, the timing controller 12 transfers data inputted

from the interface part 10 to the data driver 18. A reference voltage generator 16 generates reference voltages of a digital to analog converter (DAC) used in the data driver 18, which are established by a producer on 5 a basis of a transmissivity to voltage characteristic of the panel. The data driver 18 selects reference voltages in accordance with an input data in response to control signals from the timing controller 12 to convert the same into an analog image signal and apply the converted signal 10 to a liquid crystal panel 22. The gate driver 20 makes an on/off control, one line by one line, of gate terminals of thin film transistors (TFT's) arranged on the liquid crystal panel 22 in response to the control signals inputted from the timing controller 12. Also, the gate 15 driver 20 allows the analog image signals from the data driver 18 to be applied to each pixel connected to each TFT. A power voltage generator 14 supplies an operation voltage to each element, and generates a common electrode voltage and applies it to the liquid crystal panel 22.

20 In the configuration as mentioned above, the timing controller 12 produces desired control signals for a driving of the LCD in response to the input control signals. In this case, the timing controller 12 generally 25 counts a clock on a basis of the edge of a horizontal synchronizing signal Hsync or a data enable (DE) signal to generate a control signal. The output signals of the timing controller 12 have a difference from each other depending on types of data drive IC and gate drive IC.

30 Hereinafter, types and timing of control signals used commonly except for signals required specially will be described. First, control signals required for the data

driver includes source sampling clock (SSC), source output enable (SOE), source start pulse (SSP), liquid crystal polarity reverse (POL), a data polarity selection or data reverse (REV) and odd/even pixel data signals, etc. The 5 SSC signal is used as a sampling clock for latching a data in the data driver, and which determines a drive frequency of the data drive IC. The SOE signal transfer data latched by the SSC signal to the liquid crystal panel. The SSP signal is a signal notifying a latch or sampling 10 initiation of the data during one horizontal synchronous period. The POL signal is a signal notifying the positive or negative polarity of the liquid crystal for the purpose of making an inversion driving of the liquid crystal. The 15 REV signal is a signal selecting the polarity of the transferred data. The odd/even pixel data signal is a signal representing an odd data of odd-numbered pixels and an even data of even-numbered pixel.

An operation of the data driver receiving the above-mentioned control signals is shown in Fig. 2. Referring to Fig. 2, first, if the data driver recognizes a "high" input of the SSP at the rising or falling edge of the SSC, then it latches a data inputted in response to the SSC. Next, the latched data is decoded into an analog output voltage in response to the SOE and supplies it to the liquid 20 crystal panel. At this time, a positive decoder output voltage higher than the common electrode voltage is selected when the POL signal is a "high" state; while a negative decoder output voltage lower than the common electrode voltage when the POL signal is a "low" state, thereby making an inversion drive of the liquid crystal 25 panel into a positive/negative polarity.

Control signals required for the gate driver includes gate shift clock (GSC), gate output enable (GOE) and gate start pulse (GSP) signals, etc. The GSC signal is a signal determining a time when a gate of the TFT is turned on or off. The GOE signal is a signal controlling an output of the gate driver. The GSP signal is a signal notifying a first drive line of the field in one vertical synchronizing signal.

10 An operation of the gate driver receiving the above-mentioned control signals is shown in Fig. 3. Referring to Fig. 3, the gate driver recognizes a "high" state of the GSP signal at the rising or falling edge of the GSC signal to output a gate signal maintaining a "high" state during a time interval equal to one period of the GSC signal. At this time, the GOE signal is combined with the gate signal output to disable an output equal to a "high" width of the GOE signal.

20 As described above, such a LCD requires individual controllers generating the control signals for controlling the data driver and the gate driver from the image signals and the control signals inputted in response to its inherent resolution. However, since the LCD uses various display formats from the VGA mode until the UXGA mode, it requires various timing controllers according to each resolution thereof. For this reason, the conventional LCD has a problem of a cost rise according to a development of the timing controller. In addition, the conventional LCD has a problem in that one developed timing controller can not be used for a liquid crystal display device according to a different display standard.

## SUMMARY OF THE INVENTION

Accordingly, it is an object of the present invention to provide a liquid crystal display device with a multi-timing controller wherein a timing signal according to an individual display standard is generated from control signals according to various display standards to drive the liquid crystal display device.

In order to achieve these and other objects of the invention, a liquid crystal display device with a multi-timing controller according to an embodiment of the present invention comprises a liquid crystal display panel having a display standard corresponding to an arranged pixel; an interface receiving a data inputted from the exterior thereof and a control signal corresponding to the display standard; a timing controller for latching and outputting a data inputted from the interface, and for generating and outputting timing signals for driving the liquid crystal display panel from the control signal; and a driving circuit for receiving the timing signals from the timing controller to display a picture corresponding to the data on the liquid crystal display panel, wherein said timing controller includes a display standard set part for setting one display standard in response to a plurality of display standards and generating a setting signal corresponding to the display standard, a selector having each timing generation information according the plurality of timing standards and outputting a timing information corresponding to the set signal, and a timing generator for receiving the timing information to generate and output the timing signals from the control signal.

## **BRIEF DESCRIPTION OF THE DRAWINGS**

These and other objects of the invention will be apparent from the following detailed description of the embodiments 5 of the present invention with reference to the accompanying drawings, in which:

Fig. 1 is a block diagram showing a configuration of a general liquid crystal display device;

10 Fig. 2 is waveform diagrams of output signals of the data driver IC shown in Fig. 1;

Fig. 3 is waveform diagrams of output signals of the gate driver IC shown in Fig. 1;

15 Fig. 4 is a block diagram showing a configuration of a timing controller according to an embodiment of the present invention;

Fig. 5 is a detailed block diagram of the first controller shown in Fig. 4; and

Fig. 6 is waveform diagrams of output signals of the first controller shown in Fig. 4.

20

## **DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT**

Referring to Fig. 4, there is shown a timing controller according to a first embodiment of the present invention.

25 The timing controller 27 can be divided into a decoder 24 and a timing generator 26 for selecting a desired timing value in accordance with a standard of the liquid crystal display (LCD).

30 First, the decoder 24 will be described in conjunction with the following Table 1. Fig. 4 explains a selection of the SOE, GSC and GOE signals as an example.

Table 1

Input pin	Setting	Clock	UXGA	SXGA	XGA	SVGA	VGA
			(60Hz) 2pxls/clk 80MHz	(60Hz) 2pxls/clk 54MHz	(60Hz) 2pxls/clk 32.5MHz	(60Hz) 1pxls/clk 40MHz	(60Hz) 1pxls/clk 25MHz
GOE START [2:0]	LLL	32	416	502	829	675	1072
	LLH	64	909	1097	1811	1475	2342
	LHL	80	1155	1395	2303	1875	2978
	LHH	96	1401	1693	2794	2275	3613
	HLL	128	1894	2288	3776	3075	4883
	HLH	160	2387	2883	4795	3875	6154
	HHL	192	2880	3478	5741	4675	7424
	HHH	224	3373	4073	6723	5475	8694
GOE END [2:0]	LLL	0	31	37	61	50	79
	LLH	16	277	335	553	450	715
	LHL	32	524	632	1044	850	1350
	LHH	48	770	930	1535	1250	1985
	HLL	64	1016	1228	2026	1650	2620
	HLH	80	1263	1525	2517	2050	3255
	HHL	96	1509	1823	3009	2450	3891
	HHH	128	2002	2418	3991	3250	5161
GSC START [2:0]	LLL	0	31	37	61	50	79
	LLH	8	154	186	307	250	397
	LHL	16	277	335	553	450	715
	LHH	24	400	484	798	650	1032
	HLL	32	524	632	1044	850	1350
	HLH	40	647	781	1289	1050	1667
	HHL	48	770	930	1535	1250	1985
	HHH	64	1016	1228	2026	1650	2620
GSC END [1:0]	LL	40	693	837	1382	1125	1787
	LH	200	3157	3813	6294	5125	8139
	HL	320	5005	6045	9978	8125	12903
	HH	400	6237	7533	12434	10125	16079
SOE START [1:0]	LL	0	77	93	154	125	199
	LH	4	139	167	276	225	357
	HL	8	200	242	399	325	516
	HH	16	323	391	645	525	834
SOE END [1:0]	LL	32	570	688	1136	925	1469
	LH	64	1063	1283	2118	1725	2739
	HL	96	1555	1879	3101	2525	4010
	HH	128	2048	2474	4083	3326	5280

wherein [2:0] and [1:0] represent the number of bus lines.  
A unit of data indicated in the above Table 1 is ns.

- 5 First, a GOE start signal GOE\_START determines a start point of the GOE signal and is outputted as a value determining a GOE rising edge GOE\_R. A GOE end signal GOE\_END determines an end point of the GOE signal and is outputted as a value determining a GOE falling edge GOE\_F.
- 10 A GSC start signal GSC\_START determines a start point of the GSC signal and is outputted as a value determining a GSC rising edge GSC\_R. A GSC end signal GSC\_END determines an end point of the GSC signal and is outputted as a value determining a GSC falling edge GSC\_F. A SOE start signal
- 15 SOE\_START determines a start point of the SOE signal and is outputted as a value determining a SOE rising edge SOE\_R. A SOE end signal SOE\_END determines an end point of the SOE signal and is outputted as a value determining a SOE falling edge SOE\_F. An input pulse (input clock) is a
- 20 reference clock for adjusting a synchronization of the timing controller.

The decoder 24 receives a timing set data from the exterior thereof to output timing count values corresponding to the data. At this time, the timing set data can be set by means of a general dip switch and the like. The decoder 24 stores a number of count values for generating control signals in accordance with a display standard, and output the corresponding timing count value in response to an input timing set data. Since such a structure can be easily implemented by a memory and a multiplexor, a detailed explanation as to this structure will be omitted.

As an example, a driving characteristic of the decoder will be described. First, the decoder 24 selects total eight GOE rising edges when a 3-bit GOE start pulse is 5 inputted. If a 2-bit GOE start pulse is inputted, then the decoder 24 can select total four GOE rising edges. The remaining signals inputted to the decoder 24 also can be selected in the above-mentioned manner, and a value to be selected can be optionally set. In other words, if a GOE 10 start signal with a 3-bit data structure is set to "LHL" to be inputted to the decoder 24, then the decoder 24 selects "80"(decimal) as a value determining a GOE rising edge. This subtracts "80"(decimal) from a reference timing value inputted to the timing generator 26 to determine a GOE 15 rising edge. At this time, when a user selects an UXGA mode in a data stored in a memory, the subtracted "80"(decimal) requires a timing of 1155ns. In other words, if a user intends to select a timing of 1155ns in a UXGA mode, a GOE start signal with a 3-bit data structure may 20 be set to "LHL".

The timing generator 26 includes a first controller 26a for receiving a timing signal selected from the decoder 24 to generate a required timing, a second controller 26b for 25 generating a polarity inverse signal and a gate drive start signal, a third controller 26c for generating a source start signal and a SSC, a fourth controller 26d for deforming a GOE signal generated from the first controller 26a, and a fifth controller 26e for keeping the polarity 30 of a horizontal/vertical synchronizing signal always equally. The first controller 26a counts and stores an input clock within one horizontal synchronizing signal period and then compares it with a value set at the

decoder 24 to generate and output SOE and GSC signals. At the same time, the first controller 26a generates a GOE signal to transfer it to the fourth controller 26d.

5 Fig. 5 is a block diagram showing a detailed configuration of the first controller. In Fig. 5, the first controller 26a includes first to third counters 28, 30 and 32, a subtractor 34, and first to sixth comparators 36, 38, 40, 42, 44 and 46. The first counter 28 receives a horizontal  
10 synchronizing signal Hsync and a reference clock to count the reference clock during two horizontal periods and output it as a reference timing value Tref. Thereafter, the subtractor 34 subtracts a GOE rising edge (GOE\_R) value from the reference timing value Tref and outputs  
15 the subtracted result Sgoe to the first comparator 36. The second counter 30 counts a reference clock every horizontal period to output a current horizontal period count value Htotal.  
  
20 The first comparator 36 compares the subtracted result Sgoe with the horizontal period count value Htotal to raise the GOE signal when the two input values are equal. The third counter 32 receives an output value of the first comparator 36 as a initializing signal to count a  
25 reference clock during one horizontal period and output the counted value Rgoe. Thereafter, the second comparator 38 compares the count value Rgoe of the third counter 32 with a GOE falling edge (GOE\_F) value to fall the GOE signal when the two input values are equal. The third comparator 40 compares the count value Rgoe of the third counter 32 with a GSC falling edge (GSC\_R) value to raise the GSC signal when the two input values are equal. The fourth comparator 42 compares the count value Htotal of

the second counter 30 with a GSC falling edge (GSC\_F) value to fall the GSC signal when the two input values are equal. The fifth comparator 44 compares the count value Htotal of the second counter 30 with a SOE rising edge (SOE\_R) to raise the SOE signal when the two input values are equal. The sixth comparator 46 compares the count value of the second counter 30 with a SOE falling edge (SOE\_F) value to fall the SOE signal when the two input values are equal.

10

Fig. 6 is a timing chart illustrating an output waveform of the first controller shown in Fig. 5. Referring to Fig. 6, the timing generator 26 counts a reference clock by a GOE rising edge (GOE\_R) value 48 on a basis of an input 15 horizontal synchronizing signal to determine a rising edge of the GOE signal. Thereafter, the timing generator 26 counts a reference clock by a GOE falling edge (GOE\_F) value 50 from the rising edge of the GOE signal to determine a falling edge of the GOE signal.

20

Subsequently, the timing generator 26 counts a reference clock by a GSC rising edge (GSC\_R) value 52 from the rising edge of the GOE signal to determine a rising edge of the GSC signal. Also, the timing generator 26 counts a 25 reference clock by a GSC falling edge (GSC\_F) value 54 on a basis of the horizontal synchronizing signal Hsync to determine a falling edge of the GSC signal.

Finally, the timing generator 26 counts a reference clock 30 by a SOE rising edge (SOE\_R) value 56 on a basis of the horizontal synchronizing signal Hsync to determine a rising edge of the SOE signal. Also, the timing generator 26 counts a reference clock by a SOE falling edge (SOE\_F)

value 58 on a basis of the horizontal synchronizing signal Hsync to determine a falling edge of the SOE signal.

As described above, the timing controller according to an embodiment of the present invention receives the timing set data from the exterior thereof from the decoder to output a desired rising timing count value corresponding to the data to the timing generator. The timing generator receives the horizontal synchronizing signal Hsync and the reference clock from the exterior thereof to count the reference clock during two horizontal periods, thereby generating the reference timing value Tref. Thus, the timing generator subtracts the timing count value inputted from the decoder from the generated reference timing value Tref and outputs the subtracted result. Then, the timing generator counts each horizontal period inputted from the exterior thereof by the reference clock to output the current horizontal period count value Htotal and thereafter compares the output current horizontal period count value Htotal with the reference timing value Tref subtracted by the timing count value to output a rising signal to the corresponding line when the two values are equal. Also, the timing generator receives a value outputted by comparing the current horizontal period count value Htotal with the reference timing value Tref subtracted by the timing count value as an initializing signal to count the reference clock during one horizontal period and output the counted value Rgoe. Consequently, the timing generator compares a desired falling timing count value received from the decoder with the count value Rgoe to output a falling signal to the corresponding line when the two values are equal.

As described above, the liquid crystal display device with the multi-timing controller according to the present invention counts the number of all clocks within one horizontal synchronization time, thereby correspondingly generating the control signals using the adder, the subtractor and the comparator, etc. even though a resolution is changed. Accordingly, it can generally employ a single controller without requiring an inherent timing controller according to each corresponding model.

10

Although the present invention has been explained by the embodiments shown in the drawings described above, it should be understood to the ordinary skilled person in the art that the invention is not limited to the embodiments, but rather that various changes or modifications thereof are possible without departing from the spirit of the invention. Accordingly, the scope of the invention shall be determined only by the appended claims and their equivalents.

15  
20